Texas-instruments TMS320C64x DSP Manuel d'utilisateur Page 259
- Page / 306
- Table des matières
- MARQUE LIVRES
Noté. / 5. Basé sur avis des utilisateurs
GPIO Registers
General Purpose I/O Operation5-18 SPRU629
Table 5–9. Video Port Pin Data Clear Register (PDCLR) Field Descriptions
Bit field
†
symval
†
Value Description
31–23 Reserved – 0 Reserved. The reserved bit location is always read as 0. A
value written to this field has no effect.
22 PDCLR22 Allows PDOUT22 bit to be cleared to a logic low without
affecting other I/O pins controlled by the same port.
NONE 0 No effect.
VCTL3CLR 1 Clears PDOUT22 (VCTL3) bit to 0.
21
PDCLR21 Allows PDOUT21 bit to be cleared to a logic low without
affecting other I/O pins controlled by the same port.
NONE 0 No effect.
VCTL2CLR 1 Clears PDOUT21 (VCTL2) bit to 0.
20
PDCLR20 Allows PDOUT20 bit to be cleared to a logic low without
affecting other I/O pins controlled by the same port.
NONE 0 No effect.
VCTL1CLR 1 Clears PDOUT20 (VCTL1) bit to 0.
19–0
PDCLR[19–0] Allows PDOUT[19–0] bit to be cleared to a logic low without
affecting other I/O pins controlled by the same port.
NONE 0 No effect.
VDATAnCLR 1 Clears PDOUT[n] (VDATA[n]) bit to 0.
†
For CSL implementation, use the notation VP_PDCLR_PDCLRn_symval
- TMS320C64x DSP 1
- Reference Guide 1
- Read This First 3
- Trademarks 4
- Contents 10
- Overview 18
- 1.1 Video Port 19
- Video Port 20
- 1-3OverviewSPRU629 20
- 1.2 Video Port FIFO 22
- 1.3 Video Port Registers 29
- 1.4 Video Port Pin Mapping 30
- 2.1 Reset Operation 35
- 2.1.3 Software Port Reset 36
- 2.1.4 Capture Channel Reset 36
- 2.1.5 Display Channel Reset 37
- 2.2 Interrupt Operation 38
- 2.3 DMA Operation 39
- DMA Operation 41
- Video Port2-8 SPRU629 41
- 2-9Video PortSPRU629 42
- Video Port2-10 SPRU629 43
- 2.3.4 DMA Interface Operation 44
- 2.4 Clocks 45
- 2.5.2 FIFO Size 46
- Table 2–8 54
- Video Capture Port 63
- 3.2 BT.656 Video Capture Mode 65
- 3.2.4 BT.656 Data Sampling 70
- 3.2.5 BT.656 FIFO Packing 71
- BT.656 Video Capture Mode 72
- 3-11Video Capture PortSPRU629 73
- 3.3 Y/C Video Capture Mode 74
- Y/C Video Capture Mode 75
- 3-13Video Capture PortSPRU629 75
- 3.3.4 Y/C FIFO Packing 76
- 3-15Video Capture PortSPRU629 77
- 3-17Video Capture PortSPRU629 79
- 3-21Video Capture PortSPRU629 83
- 3-23Video Capture PortSPRU629 85
- 3.4.4 Field Identification 86
- 3-25Video Capture PortSPRU629 87
- 3.5 Video Input Filtering 88
- 3.5.3 Scaling Operation 89
- 3.5.4 Edge Pixel Replication 91
- 3.6 Ancillary Data Capture 93
- 3.7 Raw Data Capture Mode 94
- 3.7.2 Raw Data FIFO Packing 95
- Raw Data Capture Mode 96
- 3-35Video Capture PortSPRU629 97
- Figure 3–21 98
- 3.8 TSI Capture Mode 99
- 3.8.6 Writing to the FIFO 103
- Figure 3–25. TSI FIFO Packing 103
- 3.8.7 Reading from the FIFO 104
- YDEF YDEFYDEF YDEF 105
- CbDEF CbDEFCrDEF CrDEF 105
- 3.13 Video Capture Registers 111
- Field Descriptions 113
- Video Capture Registers 127
- 3-65Video Capture PortSPRU629 127
- Video Display Port 146
- 4.1.1 Image Timing 147
- 4.1.2 Video Display Counters 150
- 4.1.3 Sync Signal Generation 152
- 4.1.4 External Sync Operation 153
- 4.1.5 Port Sync Operation 153
- 4.2 BT.656 Video Display Mode 154
- 4.2.2 Blanking Codes 157
- 4.2.3 BT.656 Image Display 157
- 4.2.4 BT.656 FIFO Unpacking 158
- BT.656 Video Display Mode 159
- 4-15Video Display PortSPRU629 160
- 4.3 Y/C Video Display Mode 161
- 4.3.2 Y/C Blanking Codes 162
- 4.3.3 Y/C Image Display 162
- 4.3.4 Y/C FIFO Unpacking 162
- Y/C Video Display Mode 163
- 4-19Video Display PortSPRU629 164
- 4.4 Video Output Filtering 166
- 4.4.3 Scaling Operation 167
- 4.4.4 Edge Pixel Replication 168
- Video Output Filtering 169
- 4.5 Ancillary Data Display 170
- 4.6 Raw Data Display Mode 170
- 4.6.2 Raw Data FIFO Unpacking 171
- Raw Data Display Mode 172
- 4-27Video Display PortSPRU629 172
- 4-29Video Display PortSPRU629 174
- 4-33Video Display PortSPRU629 178
- 4.9 Display Timing Examples 180
- Display Timing Examples 181
- 4-36 Video Display Port 181
- 4-37Video Display PortSPRU629 182
- VDTHRLD with a value of 3 184
- 4-40 Video Display Port 185
- 4-41Video Display PortSPRU629 186
- 4-43Video Display PortSPRU629 188
- 4-44 Video Display Port 189
- 4-45Video Display PortSPRU629 190
- 4-47Video Display PortSPRU629 192
- 4-49Video Display PortSPRU629 194
- 4-51Video Display PortSPRU629 196
- 4.12 Video Display Registers 197
- General Purpose I/O Operation 242
- 5.1 GPIO Registers 243
- Chapter 6 268
- 6.1 Overview 269
- 6.2 Interface 270
- 6.3 Operational Details 270
- 6.4 Enabling VIC Port 272
- 6.5 VIC Port Registers 272
- Table 6–4 273
- Appendix A 277
Produits connexes et manuels pour Matériel Texas-instruments TMS320C64x DSP
(21 pages)© 2020, manymanuals.fr. Tous droits réservés | 0.038 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commentaires sur ces manuels