Texas Instruments TMS320C6201 Manuel d'utilisateur

Naviguer en ligne ou télécharger Manuel d'utilisateur pour Non Texas Instruments TMS320C6201. Texas Instruments TMS320C6201 User's Manual Manuel d'utilisatio

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 29
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 0
TMS320C6201
Digital Signal Processor
Silicon Errata
SPRZ153
November 2000
Copyright 2000, Texas Instruments Incorporated
Vue de la page 0
1 2 3 4 5 6 ... 28 29

Résumé du contenu

Page 1 - Silicon Errata

TMS320C6201Digital Signal ProcessorSilicon ErrataSPRZ153November 2000Copyright  2000, Texas Instruments Incorporated

Page 2 - Contents

SPRZ153TMS320C6201 Silicon Errata10DMA Paused During Emulation HaltAdvisory 3.1.6Revision(s) Affected: 3.1, 3.0, 2.1, and 2.0Details: When running an

Page 3

SPRZ153TMS320C6201 Silicon Errata11Alternative: If a 64M-bit SDRAM is located in CE3, avoid using the last 1K byte in the CE3memory map (0x03FFFC00).C

Page 4 - 1 Introduction

SPRZ153TMS320C6201 Silicon Errata124 Silicon Revision 3.0 Known Design Exceptions to Functional SpecificationsEMIF: Inverted SDCLK and SSCLK at Speeds

Page 5

SPRZ153TMS320C6201 Silicon Errata13EMIF: Inverted SDCLK and SSCLK at Speeds Above 175 MHz (Continued)2. On SBSRAM/SDRAM reads, data will be sampled on

Page 6

SPRZ153TMS320C6201 Silicon Errata14EMIF: Inverted SDCLK and SSCLK at Speeds Above 175 MHz (Continued)Alternate Workaround: The following alternate wor

Page 7

SPRZ153TMS320C6201 Silicon Errata155 Silicon Revision 2.1 Known Design Exceptions to Functional SpecificationsEMIF: CE Space Crossing on Continuous Re

Page 8

SPRZ153TMS320C6201 Silicon Errata16EMIF: SDRAM Invalid Access (Continued)Workaround: Avoid use of multiple CE spaces of SDRAM within a single refresh

Page 9

SPRZ153TMS320C6201 Silicon Errata17McBSP: DXR to XSR Copy Not Generated (Continued)Example:Configure the DMA as follows:(a) For half-word/byte-size a

Page 10 - TMS320C6201 Silicon Errata

SPRZ153TMS320C6201 Silicon Errata18McBSP: DXR to XSR Copy Not Generated (Continued)(c) For byte-size writes with right justification on receive data:–

Page 11

SPRZ153TMS320C6201 Silicon Errata19DMA Channel 0 Multiframe Split-Mode IncompletionAdvisory 2.1.7Revision(s) Affected: 2.1 and 2.0Details: If DMA Chan

Page 12

SPRZ153TMS320C6201 Silicon Errata2Contents1 Introduction 4. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Page 13

SPRZ153TMS320C6201 Silicon Errata20McBSP: Incorrect mLaw Companding ValueAdvisory 2.1.11Revision(s) Affected: 2.1 and 2.0Details: The C6201 McBSP m-La

Page 14 - Advisory 3.0.9

SPRZ153TMS320C6201 Silicon Errata21EMIF: HOLD Request Causes Problems With SDRAM RefreshAdvisory 2.1.14Revision(s) Affected: 2.1 and 2.0Details: If th

Page 15 - Advisory 2.1.2

SPRZ153TMS320C6201 Silicon Errata22DMA Split-mode Receive Transfer Incomplete After PauseAdvisory 2.1.16Revision(s) Affected: 2.1 and 2.0Details: If t

Page 16

SPRZ153TMS320C6201 Silicon Errata23PMEMC: Branch from External to InternalAdvisory 2.1.19Revision(s) Affected: 2.1 and 2.0Details: The program flow is

Page 17

SPRZ153TMS320C6201 Silicon Errata246 Silicon Revision 2.0 Known Design Exceptions to Functional SpecificationsProgram Fetch: Cache Modes Not Functiona

Page 18

SPRZ153TMS320C6201 Silicon Errata25Data Access: Parallel Accesses to EMIF or Internal Peripheral Bus Location Sequenced WrongAdvisory 2.0.5Revision(s)

Page 19

SPRZ153TMS320C6201 Silicon Errata26McBSP New Block Interrupt Does Not Occur for Start of Block 0Advisory 2.0.9Revision(s) Affected: 2.0Details: When e

Page 20

SPRZ153TMS320C6201 Silicon Errata27McBSP: XEMPTY Stays Low When DXR Written LateAdvisory 2.0.13Revision(s) Affected: 2.0Details: XEMPTY goes low and s

Page 21

SPRZ153TMS320C6201 Silicon Errata28EMIF: Data Setup TimesAdvisory 2.0.19Revision(s) Affected: 2.0Details: The data setup time for the external memory

Page 22

IMPORTANT NOTICETexas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,enhancements, improvemen

Page 23 - Advisory 2.1.21

SPRZ153TMS320C6201 Silicon Errata3Advisory 2.1.19 PMEMC: Branch from External to Internal 23. . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Page 24

SPRZ153TMS320C6201 Silicon Errata41 IntroductionThis document describes the silicon updates to the functional specifications for the TMS320C6201 silic

Page 25

SPRZ153TMS320C6201 Silicon Errata51.2 Revision IdentificationThe device revision can be determined by the lot trace code marked on the top of the pack

Page 26

SPRZ153TMS320C6201 Silicon Errata62 Changes to the TMS320C6201 Data Sheet (literature number SPRS051)Table 2. Timing Requirements for Interrupt Respon

Page 27

SPRZ153TMS320C6201 Silicon Errata7Figure 3. SBSRAM Write Timing (1/2 Rate SSCLK) (See Note)BE1BE2BE3BE4A1 A2 A3 A4Q1Q2Q3 Q416151091413654321SSCLKBE_ [

Page 28 - 7 Documentation Support

SPRZ153TMS320C6201 Silicon Errata83 Silicon Revision 3.1 Known Design Exceptions to Functional SpecificationsIssues When Pausing at a Block BoundaryAd

Page 29

SPRZ153TMS320C6201 Silicon Errata9DMA Multiframe Split-mode Transfers Source Address Indexing Not FunctionalAdvisory 3.1.3Revision(s) Affected: 3.1, 3

Commentaires sur ces manuels

Pas de commentaire