Texas Instruments MICROPROCESSOR TI SITARA Manuel d'utilisateur Page 23

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 43
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 22
Universal Parallel Port (uPP AM18x only)
Config
uPP Peripheral
High Speed parallel data port
Two
Bidirectional
and
What Is uPP?
Config
Registers
I/O
Channel
A
I/O
Internal
External Pins
CPU
Memory
Two
Bidirectional
and
Independent 16bit channels
Internal dedicated DMA to
streamline data I/O
I/O
Channel
B
Internal
DMA
External Pins
CPU
Interrupt
streamline data I/O
Simple I/O Protocol
Value of uPP
Configuration Throughput (MB/s)
1 Ch, 16-bit 120
2 Ch, 1 Way, 8
-
bit
120
Efficient Processor to FPGA
communication enabled by high
speed data I/O
2 Ch, 1 Way, 8
-
bit
120
2 Ch, 1 Way, 16-bit 160
2 Ch, 2 Way, 16-bit 240
HPI (16
-
bit)
50
Enable multi-processor system
design in various topologies
Interface with high speed ADCs
and DACs
HPI (16
-
bit)
50
and DACs
23
Vue de la page 22
1 2 ... 18 19 20 21 22 23 24 25 26 27 28 ... 42 43

Commentaires sur ces manuels

Pas de commentaire